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A process that employs silicon-on-insu-
lator (SOI) substrates and silicon (Si) mi-
cromachining has been devised for fabri-
cating
wide-intermediate-frequency-band
(wide-IF) superconductor/insulator/su-
perconductor (SIS) mixer devices that
result in suspended gold beam leads
used for radio-frequency grounding.
The mixers are formed on 25-µm-thick
silicon membranes. They are designed to
operate in the 200 to 300 GHz frequency
band, wherein wide-IF receivers for tro-
pospheric-chemistry and astrophysical
investigations are necessary.
The fabrication process can be di-
vided into three sections: 
1. The front-side process, in which SIS
devices with beam leads are formed
on a SOI wafer; 
2. The backside process, in which the
SOI wafer is wax-mounted onto a car-
rier wafer, then thinned, then parti-
tioned into individual devices; and 
3. The release process, in which the indi-
vidual devices are separated using a
lithographic dicing technique.
The total thickness of the starting 4-in.
(10.16-cm)-diameter SOI wafer includes
25 µm for the Si device layer, 0.5 µm
for the buried oxide (BOX) layer, and
350 µm the for Si-handle layer.  The
front-side process begins with deposition
of an etch-stop layer of SiO2 or AlNx , fol-
lowed by deposition of a Nb/Al-
AlNx /Nb trilayer in a load-locked DC
magnetron sputtering system. The li-
thography for four of a total of five layers
is performed in a commercial wafer-step-
ping apparatus.  Diagnostic test dies are
patterned concurrently at certain loca-
tions on the wafer, alongside the mixer
devices, using a different mask set.  The
conventional, self-aligned lift-off process
is used to pattern the SIS devices up to
the wire level.
The beam-leads are formed as exten-
sions from the SIS devices by using a bi-
layer lift-off process with poly(methyl
methacrylate) [PMMA] and photoresist.
After defining the beam-leads, the inter-
facial layer between the PMMA and pho-
toresist is etched in an oxygen plasma.
Ultraviolet irradiation is used to expose
the PMMA, which is then developed in
chlorobenzene. The wafer is then placed
in the sputtering system, where a seed
layer of Nb/Au is deposited to enhance
adhesion. The Au beam leads are grown
to the desired thickness in an electron-
beam evaporation system.  After deposi-
tion, the unwanted gold is easily re-
moved by lift-off in acetone.
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ergy, flux, species, and direction prom-
ises more precise control of film charac-
teristics such as stoichiometry and
thickness than is the case with typical
plasma processes.  In particular, the
background pressure during ion-beam
nitride growth is 2 or 3 orders of magni-
tude lower, minimizing the formation
of compounds with contaminants,
which is critical in devices the perform-
ance of which is dictated by interfacial
characteristics.  In addition, the flux of
incoming species can be measured in
situ using ion probes so that the dose
can be controlled accurately.
The apparatus used in the present
ion-beam technique includes a vacuum
chamber containing a commercial col-
limated-ion-beam source, a supply of
nitrogen and argon, and an ion probe
for measuring the ion dose. Either
argon or nitrogen can be used as the
feed gases for the ion source, depend-
ing on whether cleaning of the sub-
strate or growth of the nitride, respec-
tively, is desired. Once the Nb base
electrode and Al proximity layer have
been deposited, the N2 gas line to the
ion beam is vented and purged, and
the ion-source is turned on until a sta-
ble discharge is obtained.  The sub-
strate is moved over the ion-beam
source to expose the Al surface layer to
the ion beam (see figure) for a speci-
fied duration for the formation of the
nitride tunnel barrier.  Next, the Nb
counter-electrode layer is deposited on
the nitride surface layer. The Nb/Al-
AlNx/Nb-trilayer-covered substrate is
then patterned into individual devices
by use of conventional integrated-cir-
cuit processing techniques.
A wide parameter space was investi-
gated over which devices were fabri-
cated reproducibly and with high qual-
ity.  The hysteretic nature of the cur-
rent-voltage characteristic along with
the high subgap ratio indicate the inci-
dent nitrogen ions chemically reacted
with the Al layer as expected, to form a
continuous AlNx barrier.  Chemical
analysis of the barrier performed using
x-ray photoelectron-spectroscopy con-
firmed the presence of AlNx.  Critical
current density Jc ranged from 550 to
9,400 A/cm2 with subgap-to-normal re-
sistance ratios ranging from 50 to 12.6.
The  Jc was found to decrease with in-
creasing dose and increasing beam en-
ergy.  The run-to-run reproducibility
was determined to be very good.  The
spatial variation of the ion current den-
sity was also measured and correlated
with Jc over a 76-mm Si wafer.  The
junctions were also found to be stable
on annealing up to temperatures of
250 ºC.  This technique could be ap-
plied to form other metal nitrides at
room temperatures for device applica-
tions where a high degree of control is
desired. 
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The Beam of Nitrogen Ions impinges on the alu-
minum substrate surface layer, forming an ultra-
thin layer of AlNx.
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In the next step, the backside process
is initiated by wax mounting the SOI
wafer onto a sapphire carrier wafer, as il-
lustrated in  the figure.  The 350 µm Si-
handle layer of the SOI wafer is removed
by deep-trench reactive-ion etching
(DRIE).  Now further lithography is nec-
essary on the 25 µm thick Si membrane
layer that is held down onto a 4-in.
(10.16-cm) wafer by a relatively high-
melting-point wax.  If the cooling on the
DRIE system is not sufficient during the
etching of the handle layer, the wax
would start to flow at ~85 ºC, causing the
Si membrane to wrinkle, which would
prevent any backside lithography to be
performed.  A contact aligner is used to
pattern the now-exposed 25-µm thick Si
layer in order to partition the devices
into individual mixers.  Since an
anisotropic etch is desired for pattern-
ing the 25-µm thick Si membrane, the
DRIE apparatus is operated in the
pulsed mode where SF6 and C2F4 are
flowed intermittently.  The devices are
then released by dissolving the front-side
protection resist in acetone, followed by
soaking in an N-methyl-pyrrolidone-
based solution, which removes any resid-
ual photoresist.  The devices are finally
dipped in IPA.   
Electrical measurements of the de-
vices was performed at 4.2 K.  Measure-
ments were performed on devices that
were on thinned 25-µm Si membranes
and those devices where the handle
layer was not removed.  No change in
device parameters such as current den-
sity ( Jc), gap voltage, and sub-gap leak-
age current was observed, indicating
the backside process did not introduce
any thermal excursions, which would
have been evident from increased leak-
age currents and reduced gap voltages.
In addition, the Jc on the individual
mixer chips correlated to the Jc that was
measured on devices from the diagnos-
tic chip.  The data suggest that this wax-
mounted backside lithography beam-
lead process is compatible with
conventional SIS device fabrication
technology.
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In the Backside and Release Processes, the SOI wafer is thinned and partitioned into individual de-
vices, which are then released. Some of the layers depicted and subprocesses mentioned here are
omitted from the main text for the sake of brevity.
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